VERILOG / VHDL design on FPGA guided project tutorial
Learn how to design a UART project on an FPGA using Verilog HDL programming language. This practical course covers topics such as half-duplex and full duplex transceivers, baud rates, UART serial communication protocols, and converting serial bits to parallel bits. With 17 video modules and easy-to-understand visuals, this course is suitable for students with basic knowledge of VHDL. No hardware is required, just your PC. Get the VHDL scripts and logism circuit file for easy understanding. Start designing your first UART project today!
What you’ll learn
- the student will learn how to design a half-duplex and also a full duplex transceiver.
- the student will learn about baud rates, how to design one and the different lists of standard baud rates
- the student will learn how to design a UART serial communication protocol and implement it on an FPGA Board
- design UART transmitter AND receiver on FPGA with vhdl code, and simulate on logism
- the student will learn how to convert serial bits to parallel bits and vice versa, and also implement in VHDL
- the student will also learn some commonly used VHDL structural blocks like shift registers, parallelizer, serializer,
- design UART transceiver on FPGA with vhdl code, and simulate on logism
This is a practical course, that will teach you how to design your first UART project on FPGA using Verilog HDL programming language.
In this course, you will learn the difference between a full duplex UART transmission and a half-duplex transmission including their technical difference. You will how to use LOGISM EDA tool to design, test and simulate logic circuits.
You will a baud clock, learn how it is synthesized from system clock and how to calculate the frequency of generation.
you will learn what a baud rate means and also learn the standard baud rates and how to generate them from the system clock.
You will learn how to design and wire the receiver and transmitter to their baud clocks and how they are joined together to make up the transceiver.
The course is divided into three sections: the receiver, the baud generator and transmitter.
This a 17 video course. each module teaching about a particular part of the design.
a lot of visuals, arrows, pictures were used to make the tutorials easy to understand.
kindly use the logism circuit file while watching the tutorial for easy understanding.
You will get the VHDL scripts and the logism circuit attached to lesson two.
No hardware is required just your pc.
It was kept brief and straight to the point.
Who this course is for:
- Students with basic knowledge of VHDL, looking for a project to design
User Reviews
Be the first to review “VERILOG / VHDL design on FPGA guided project tutorial”
You must be logged in to post a review.
There are no reviews yet.